

IN THE CLAIMS

Please amend the claims as follows:

1 1. (previously presented) An interface logic circuit for coupling a domain output of a  
2 first logic circuit domain to a domain input of a second logic circuit domain comprising:  
3 a first cut-circuit powered by first and second voltage potentials and having a first  
4 input coupled to the domain output, and a first output coupled to the domain input,  
5 wherein the first voltage potential is coupled to the first cut-circuit in response to a first  
6 logic state of a first control signal and decoupled from the first cut-circuit in response to a  
7 second logic state of the first control signal; and

8 a latch circuit having a latch input coupled to the first input, and a latch output  
9 coupled to the first output, wherein the latch circuit latches logic states at the domain  
10 input when the first voltage potential is decoupled from the first cut circuit.

1 2. (previously presented) The interface logic circuit of claim 1, wherein the latch circuit  
2 is powered by the second voltage potential and a third voltage potential, and the third  
3 potential is coupled to the latch circuit in response to the first logic state of a second  
4 control signal and decoupled from the latch circuit in response to the second logic state of  
5 the second control signal.

1 3. (previously presented) The interface logic circuit of claim 2, wherein the second  
2 voltage potential is coupled to the first cut-circuit in response to the second logic state of  
3 the second control signal and decoupled from the first cut-circuit in response to the first  
4 logic state of the second control signal.

1 4. (currently amended) The interface logic circuit of claim 3, wherein the second voltage  
2 potential is coupled to the latch circuit in response to the second logic state of the ~~second~~  
3 first control signal and decoupled from the latch circuit in response to the first logic state  
4 of the ~~second~~ first control signal.

1 5. (previously presented) The interface circuit of claim 1, wherein the first cut-circuit  
2 comprises:

3 an inverter stage having an inverter input coupled as the input of the first  
4 cut\_circuit, an inverter output coupled as the output of the first cut\_circuit, a first power  
5 supply node, and a second power supply node coupled to the second voltage potential;  
6 and

7 a first electronic switch coupling the first voltage potential to the first power  
8 supply node in response to the first logic state of the first control signal and decoupling  
9 the first voltage potential from the first power supply node in response to the second  
10 logic state of the first control signal.

1 6. (previously presented) The interface circuit of claim 5, wherein the latch circuit  
2 comprises:

3 a first inverter having a first inverter input as the latch input and a first inverter  
4 output as the latch output; and

5 a second cut-inverter having an input coupled to the latch output, an output  
6 coupled to the latch input, wherein the second voltage potential is coupled to the second  
7 cut-inverter in response to the second logic state of a first control signal and decoupled  
8 from the second cut-inverter in response to the first logic state of the first control signal.

1 7. (previously presented) The interface circuit of claim 5 further comprising a second  
2 electronic switch coupling the second voltage potential to the second power supply node  
3 in response to the second logic state of a second control signal and decoupling the second  
4 voltage potential from the second power supply node in response to the first logic state of  
5 the second control signal.

1 8. (original) The interface circuit of claim 5, wherein the inverter stage comprises  
2 an N channel field effect transistor (NFET) having a gate coupled to the inverter  
3 input, a source coupled to the second power supply node, and a drain coupled to inverter  
4 output; and

5 a P channel field effect transistor (PFET) having a gate coupled to the inverter  
6 input, a source coupled to the first power supply node, and a drain coupled to the inverter  
7 output.

1 9. (original) The interface circuit of claim 5, wherein the first electronic switch is a  
2 PFET having a gate coupled to the first control signal, a drain coupled to the first power  
3 supply node, and a source coupled to the first voltage potential.

1 10. (original) The interface circuit of claim 7, wherein the second electronic switch is an  
2 NFET having a gate coupled to the second control signal, a drain coupled to the second  
3 power supply node, and a source coupled to the second voltage potential.

1 11. (previously presented) The interface circuit of claim 6, wherein the second cut-  
2 inverter comprises:

3 an inverter stage having an inverter input coupled as the input of the second  
4 cut\_inverter, an inverter output coupled as the output of the second cut\_inverter, a first  
5 latch power supply node, and a second latch power supply node coupled to the second  
6 voltage potential; and

7 a third electronic switch coupling the second voltage potential to the first latch  
8 power supply node in response to the second logic state of the first control signal and  
9 decoupling the second voltage potential from the first latch power supply node in  
10 response to first logic state of the first control signal.

1 12. (previously presented) The interface circuit of claim 11 further comprising a fourth  
2 electronic switch coupling the third voltage potential to the second latch power supply

3 node in response to the first logic state of the second control signal and decoupling the  
4 third voltage potential from the second latch power supply node in response to the second  
5 logic state of the second control signal.

1 13. (original) The interface circuit of claim 11, wherein the inverter stage comprises:  
2 an N channel field effect transistor (NFET) having a gate coupled to the inverter  
3 input, a source coupled to the second power supply node, and a drain coupled to inverter  
4 output; and  
5 a P channel field effect transistor (PFET) having a gate coupled to the inverter  
6 input, a source coupled to the first latch power supply node, and a drain coupled to the  
7 inverter output.

1 14. (previously presented) The interface circuit of claim 11, wherein the third electronic  
2 switch is an NFET having a gate coupled to the first control signal, a drain coupled to the  
3 first latch power supply node, and a source coupled to the second voltage potential .

1 15. (previously presented) The interface circuit of claim 12, wherein the fourth  
2 electronic switch is an PFET having a gate coupled to the second control signal, a drain  
3 coupled to the second latch power supply node, and a source coupled to the third voltage  
4 potential.

1 16. (original) The interface logic circuit of claim 11, wherein the first logic circuit  
2 domain is a cut-domain with power-gated circuitry and the second domain is a non-cut-  
3 domain without power-gated circuitry.

1 17. (original) The interface logic circuit of claim 16, wherein a voltage potential is  
2 coupled to the power-gated circuitry in the cut-domain in response to the first logic state  
3 of the first control signal and decoupled from the power-gated circuitry in response to the  
4 second logic state of the first control signal.

1 18. (original) The interface circuit of claim 1, wherein the latch circuit comprises:  
2 a first inverter circuit having a first inverter input as the latch input and a first  
3 inverter output as the latch output; and  
4 a second inverter circuit having an second inverter input coupled to the first  
5 inverter output and a second inverter output coupled to the second inverter output.

1 19 (original) The interface circuit of claim 2, wherein the first and third voltage  
2 potentials are equal.

1 20. (previously presented) A data processing system comprising:  
2 a central processing unit (CPU);  
3 a random access memory (RAM);  
4 an input output (I/O) interface unit; and  
5 a bus for coupling the CPU, RAM and I/O interface unit, the CPU having first  
6 and second logic circuit domains and an interface logic circuit for coupling a domain  
7 output from the first logic circuit domain to a domain input to the second logic circuit  
8 domain, the interface circuit including a first cut-circuit powered by first and second  
9 voltage potentials and having a first input coupled to the domain output, and a first output  
10 coupled to the domain input, wherein the first voltage potential is coupled to the first cut-  
11 circuit in response to a first logic state of a first control signal and decoupled from the  
12 first cut-circuit in response to a second logic state of the first control signal, and a latch  
13 circuit having a latch input coupled to the first input, and a latch output coupled to the  
14 first output, wherein the latch circuit latches logic states at the domain input when the  
15 first voltage potential is decoupled from the first cut-circuit.

1 21 (currently amended) The data processing system of claim 20, wherein the latch  
2 circuit is powered by the second voltage potential and a third voltage potential, and the  
3 third potential is coupled to the latch circuit in response to the first logic state of a second

4 control signal and decoupled from the latch circuit in response to the second logic state of  
5 the second control signal.

1 22. (previously presented) The data processing system of claim 21, wherein the second  
2 voltage potential is coupled to the first cut-circuit in response to the second logic state of  
3 the second control signal and decoupled from the first cut-circuit in response to the first  
4 logic state of the second control signal.

1 23. (currently amended) The data processing system of claim 22, wherein the second  
2 voltage potential is coupled to the latch circuit in response to the second logic state of the  
3 ~~second~~first control signal and decoupled from the latch circuit in response to the first  
4 logic state of the ~~second~~first control signal.

1 24. (original) The data processing system of claim 21, wherein the first and third voltage  
2 potentials are equal.